Next gen facebook accelerator (MTIA v2)
https://ai.meta.com/blog/next-generation-meta-training-inference-accelerator-AI-MTIA/
https://ai.meta.com/blog/next-generation-meta-training-inference-accelerator-AI-MTIA/
Meta
Our next generation Meta Training and Inference Accelerator
We are sharing details of our next generation chip in our Meta Training and Inference Accelerator (MTIA) family. MTIA is a long-term bet to provide the most efficient architecture for Meta’s unique workloads.
FPGA Startup offers LLM performance better than Nvidia A100
https://hc2023.hotchips.org/assets/program/posters/HC2023.hyperaccel.ai.Moon.Poster.pdf
https://hc2023.hotchips.org/assets/program/posters/HC2023.hyperaccel.ai.Moon.Poster.pdf
for #math researchers
Numerical behavior of NVIDIA tensor cores @ PubMed:
https://www.ncbi.nlm.nih.gov/pmc/articles/PMC7959640/
source thread: https://twitter.com/rzidane360/status/1786958225419706683
Numerical behavior of NVIDIA tensor cores @ PubMed:
https://www.ncbi.nlm.nih.gov/pmc/articles/PMC7959640/
source thread: https://twitter.com/rzidane360/status/1786958225419706683
PubMed Central (PMC)
Numerical behavior of NVIDIA tensor cores
We explore the floating-point arithmetic implemented in the NVIDIA tensor cores, which are hardware accelerators for mixed-precision matrix multiplication available on the Volta, Turing, and Ampere microarchitectures. Using Volta V100, Turing T4, and ...
Google TPUv6 Trillium
https://cloud.google.com/blog/products/compute/introducing-trillium-6th-gen-tpus/
https://cloud.google.com/blog/products/compute/introducing-trillium-6th-gen-tpus/
Google Cloud Blog
Introducing Trillium, sixth-generation TPUs | Google Cloud Blog
The new sixth-generation Trillium Tensor Processing Unit (TPU) makes it possible to train and serve the next generation of AI foundation models.
Education of Chip Designers at a Large Scale: A Proposal
https://ieeexplore.ieee.org/document/10584365
https://ieeexplore.ieee.org/document/10584365
Exploring logic synthesis with Yosys
https://www.linkedin.com/posts/ashwinrajesh_a-guide-to-logic-synthesis-using-yosys-ugcPost-7221574339165396993-6sN5
56-pages doc: https://drive.google.com/file/d/13ER2Jb7fj6pUIeCzoba837SHPWG-xX-Y/view
https://www.linkedin.com/posts/ashwinrajesh_a-guide-to-logic-synthesis-using-yosys-ugcPost-7221574339165396993-6sN5
56-pages doc: https://drive.google.com/file/d/13ER2Jb7fj6pUIeCzoba837SHPWG-xX-Y/view
Linkedin
As a digital design student, have you ever wondered how the RTL code we write magically gets transformed into circuits? | Ashwin…
As a digital design student, have you ever wondered how the RTL code we write magically gets transformed into circuits?
Have you ever thought how those always blocks were synthesized into gates and LUTs, or even special blocks like BRAM and DSP blocks?
…
Have you ever thought how those always blocks were synthesized into gates and LUTs, or even special blocks like BRAM and DSP blocks?
…
RISC-V Ecosystem Panel | Open Source is Transforming AI and Hardware
https://www.youtube.com/watch?v=hQfmT_LM-zY
https://www.youtube.com/watch?v=hQfmT_LM-zY
YouTube
RISC-V Ecosystem Panel | Open Source is Transforming AI and Hardware
【2024 ANDES RISC-V CON Silicon Valley】
DEEP DIVE INTO AUTOMOTIVE / AI / APPLICATION PROCESSORS AND SECURITY TRENDS
📍About The Event
Recently, RISC-V, with its open, streamlined, and scalable configuration, has become the mainstream solution adopted by leading…
DEEP DIVE INTO AUTOMOTIVE / AI / APPLICATION PROCESSORS AND SECURITY TRENDS
📍About The Event
Recently, RISC-V, with its open, streamlined, and scalable configuration, has become the mainstream solution adopted by leading…
Let it be here. Life lessons from one of the greatest computer scientists.
https://cacm.acm.org/opinion/life-lessons-from-the-first-half-century-of-my-career/
https://cacm.acm.org/opinion/life-lessons-from-the-first-half-century-of-my-career/
Tenstorrent Wormhole Series
Part 1: Physicalities
Part 2: Which disabled rows?
Part 3: NoC propagation delay
Part 4: A touch of Ethernet
Part 5: Taking apart T tiles
Part 6: Vector instruction set
Part 7: Bits of the MatMul
https://tenstorrent.com/vision/community-highlight-tenstorrent-wormhole-series-part-1-physicalities
Part 1: Physicalities
Part 2: Which disabled rows?
Part 3: NoC propagation delay
Part 4: A touch of Ethernet
Part 5: Taking apart T tiles
Part 6: Vector instruction set
Part 7: Bits of the MatMul
https://tenstorrent.com/vision/community-highlight-tenstorrent-wormhole-series-part-1-physicalities
Tenstorrent
Community Highlight: Tenstorrent Wormhole Series Part 1: Physicalities | Tenstorrent
An in depth look at Tenstorrent Wormhole, originally posted on corsix.org
I'm excited to share a sneak peek of our latest work at Intel Corporation —
a groundbreaking approach to Electronic Design Automation (EDA) that integrates intelligent design agents into the engineering workflow.
Our agent, trained on massive datasets from the best of our engineers, provides real-time insights and solutions within the EDA tools, enabling the solving of tasks ranging from simple to complex multi-iteration challenges, making the design process more efficient and innovative.
*This demo utilizes The OpenROAD Project, an open-source EDA tool developed by The Regents of the University of California.
url: https://www.linkedin.com/posts/itai-yeshurun_intel-eda-llm-ugcPost-7267911435886682112-IIhh
a groundbreaking approach to Electronic Design Automation (EDA) that integrates intelligent design agents into the engineering workflow.
Our agent, trained on massive datasets from the best of our engineers, provides real-time insights and solutions within the EDA tools, enabling the solving of tasks ranging from simple to complex multi-iteration challenges, making the design process more efficient and innovative.
*This demo utilizes The OpenROAD Project, an open-source EDA tool developed by The Regents of the University of California.
url: https://www.linkedin.com/posts/itai-yeshurun_intel-eda-llm-ugcPost-7267911435886682112-IIhh